|
|
|
Kto jest w sklepie?
Sklep przegląda 5669 gości |
|
Kategorie
|
|
Informacje
|
|
Polecamy
|
|
|
 |
|
|
Dla tego produktu nie napisano jeszcze recenzji!
 ;
...instruction is ok.
...instrukcja jest ok.
Thanks/Dzięki
;
Documentation made available quickly and It is good quality. Thanks.
2 . C ir c u it
D e s c r ip t io n
2-1. SGH-C230 RF Circuit Description
2-1-1. RX PART ¡ªASM(F100)
¡æ Switching Tx, Rx path for GSM900, DCS1800 and PCS1900 by logic controlling.
¡ª ASM Control Logic Truth Table VC1 EGSM TX DCS/PCS TX PCS_RX H L L VC2 L H L VC3 L L H
¡ª Saw FILTER To convert Electromagnetic Field Wave to Acoustic Wave and then pass the specific frequency band. - GSM FILTER (F102) ¡æ For filtering the frequency band between 925 and 960 MHz. - DCS FILTER (F102) ¡æ For filtering the frequency band between 1805 and 1880 MHz - PCS FILTER (F101) ¡æ For filtering the frequency band between 1930 and 1990 MHz. ¡ª Crystal (U102) To generate the 26MHz reference clock to drive the logic and RF. After additional process, the reference clock applies to the U801 Rx IQ demodulator and Tx IQ modulator. The oscillator for RX IQ demodulator and Tx modulator are controlled by serial data to select channel and use fast lock mode for GPRS high class operation. ¡ª Si4210 (U100) The receive section integrates four differential-input low noise amplifiers LNAs supporting the GSM850, EGSM900, DCS1800 and PCS1900 bands. The LNA inputs are matched to the 150 ohm balanced-output SAW filters through externa LC matching network. A quadrature Image-reject mixer downconverts the RF signal to a 200 KHz intermediate frequency(IF). The mixer output is amplified with an analog programmable gain amplifier(PGA) that is controlled with the AGAIN. The quadrature IF ? ? is digitized with high resolution analog-to-digital converts (ADC). The ADC output is downconverted to baseband with a digital quadrature LO signal. Digital decimation and FIR filters perform digital filtering and remove ADC quantization noise, blockers and reference interferers. After filtering, the digital output is scaled with a digital PGA, which is controlled with the DGAIN. DACs drive a differential I and Q analog signal onto the BIP, BIN, BQP and BQN pins to interface to standard analog-input baseband ICs.
2- 1 SAMSUNG Proprietary-Contents may change without notice This Document can not be used without Samsung's authorization
|
|
|
> |
|
