Documentation made available quickly and It is good quality. Thanks.
Tekstowy podgląd strony 49 (kliknij aby zobaczyć)
5
6
7
8
6.4 SYSTEM MICROCOMPUTER TEST PROGRAM
A
- PCL output
In the normal operation mode (with the detachable panel installed, the ACC switched ON, the standby mode cancelled), shift the TESTIN (Pin 5) terminal to H. The clock signal is output from the PCL terminal (Pin 62). The frequency of the clock signal is 786.432kHz that is one 4th of the fundamental frequency. The clock signal should be 786.432kHz ± 32Hz. If the clock signal is out of the range, the X'tal (X601) should be replaced with new one.
