|
|
|
Kto jest w sklepie?
Sklep przegląda 5622 gości |
|
Kategorie
|
|
Informacje
|
|
Polecamy
|
|
|
 |
|
|
Dla tego produktu nie napisano jeszcze recenzji!
 ;
jedyne do czego mogę mieć zastrzeżenie to jakość zdjęć zawartych w przesłanej instrukcji serwisowej ponieważ są fatalnej jakości, praktycznie nieczytelne. tak poza tym jestem zadowolony to jest to czego szukałem.
 ;
Wszystko w porządku.
Instrukcja czytelna i kompletna.
Dziękuję.
all right!
thank you.
;
Bardzo dobra instrukcja. Zawiera wszystko co potrzeba, polecam!
;
Instrukcja jest OK. Schematy czytelne, opisane niektóre procedury.
;
Instrukcja bardzo czytelna. zawiera co potrzeba. Polecam
ST-S5
Pin No. 48 49 50 51 52, 53 54 55 56 57 58 59 60 61 62, 63 64 to 66 67 68 69 70 71 72 to 75 76 77 to 80 81 82 to 85 86 87 88 89 90 91 92 to 97 98, 99 100 101 102 to 105 106 107, 108 109, 110 111 112 113 114, 115 116 117 to 119 120
Pin Name VSS WMD0 PAGE2 VSS PAGE1, PAGE0 BOOT BTACT BST MOD1 MOD0 EXLOCK VDDI VSS A17, A16 A15 to A13 GP10 DECODE AUDIO VDDI VSS D15 to D12 VDDE D11 to D8 VSS A9, A12 to A10 TDO TMS XTRST TCK TDI VSS A8 to A3 D7, D6 VDDI VSS D5 to D2 VDDE D1, D0 A2, A1 VSS A0 PM SDI3, SDI4 SYNC VSS VDDI
I/O � I O � O I I I I I I � � O O O O I � � I/O � I/O � O O I I I I � O I/O � � I/O � I/O O � O I I I � � Ground terminal
Description S-RAM wait mode setting terminal Fixed at �L� in this set Page selection signal output terminal Not used (open) Ground terminal Page selection signal output terminal Not used (open) Boot mode control signal output terminal Not used (fixed at �L�) Boot mode state display signal output terminal Not used (open) Boot trap signal input from the M61512FP (IC607) PLL input frequency select terminal Mode setting terminal �L�: 384fs, �H�: 256fs (fixed at �H� in this set) �L�: single chip mode, �H�: use prohibition (fixed at �L� in this set)
PLL lock error and data error flag input from the digital audio interface receiver (IC604) Power supply terminal (+2.6V) Ground terminal Address signal output terminal Not used (open) Address signal output to the S-RAM (IC602) L/R sampling clock signal (44.1 kHz) output to the D/A, A/D converter (IC605) and digital filter (IC606) Decode signal output to the system controller (IC501) Bit 1 input terminal of channel status from the digital audio interface receiver (IC604) Power supply terminal (+2.6V) Ground terminal Two-way data bus with the S-RAM (IC602) Power supply terminal (+3.3V) Two-way data bus with the S-RAM (IC602) Ground terminal Address signal output to the S-RAM (IC602) Simple emulation data output terminal Not used (open) Simple emulation data input start/end detection signal input terminal Not used (open) Simple emulation asychronous break input terminal Not used (open) Simple emulation clock signal input terminal Not used (open) Simple emulation data input terminal Not used (open) Ground terminal Address signal output to the S-RAM (IC602) Two-way data bus with the S-RAM (IC602) Power supply terminal (+2.6V) Ground terminal Two-way data bus with the S-RAM (IC602) Power supply terminal (+3.3V) Two-way data bus with the S-RAM (IC602) Address signal output to the S-RAM (IC602) Ground terminal Address signal output to the S-RAM (IC602) PLL reset signal input from the M61512FP (IC607) �L�: reset Audio serial data input terminal Not used (fixed at �L�) Synchronous/asychronous selection signal input terminal �L�: Synchronous, �H�: asynchronous (fixed at �H� in this set) Ground terminal Power supply terminal (+2.6V)
24
|
|
|
> |
|
