|
|
|
Kategorie
|
|
Informacje
|
|
Polecamy
|
|
|
 |
|
|
Dla tego produktu nie napisano jeszcze recenzji!
 ;
Wszystko w porządku.
Instrukcja czytelna i kompletna.
Dziękuję.
all right!
thank you.
;
Bardzo dobra instrukcja. Zawiera wszystko co potrzeba, polecam!
 ;
Instrukcja jest OK. Schematy czytelne, opisane niektóre procedury.
;
Instrukcja bardzo czytelna. zawiera co potrzeba. Polecam
;
...instrukcja serwisowa w pełni czytelna i kompletna. Dziękuję!
5
6
7
8
Step 7: 1st DSP f
CN401 (Pin 20) RESET
j
CN401 (Pin 16)
For the following diagnosis, a digital oscilloscope must be used. SPICLK
A
Is the logic of RST_1 "H" ?
No
Check the output from the DIGITAL MOTHER Assy.
w
Yes R139
Is the clock signal output while the voltage at SPIDS_1 is "L"?
No
Check the output from the DIGITAL MOTHER Assy.
y
Yes R144
Is the logic of RST_1 "H" ? Yes
No
Check the resistors and patterns in the path.
Is the clock signal output while the voltage at SPIDS_1 is "L"?
No
Check the resistors and patterns in the path.
B
Is the logic of RST_1 maintained at "H"? (Does it fall to become "L" periodically?)
k
No It is likely a boot error. (It is very difficult to diagnose which peripheral part of the DSP is in failure.)
Yes CN401 (Pin 19) MOSI
g
Yes R134 REQ_1
Is the clock signal output while the voltage at SPIDS_1 is "L"?
No
Check the output from the DIGITAL MOTHER Assy.
C
z
Does the logic become "H" for a moment when the input stream is changed? No The 1st DSP is in failure. Replace it.
Yes R146
g
Yes CN401 (Pin 21)
Is the clock signal output while the voltage at SPIDS_1 is "L"?
No
Check the resistors and patterns in the path.
AA
Does the logic become "H" for a moment when the input stream is changed? No Check the resistors and patterns in the path.
Yes R142 MISO
h
Yes CN401 (Pin 17) SPIDS_1
Is the clock signal output while the voltage at SPIDS_1 is "L"?
D
No The 1st DSP is in failure. Replace it.
i
Does the logic become "L" for a moment when the input stream is changed? No Check the output from the DIGITAL MOTHER Assy.
Yes CN401 (Pin 18)
x
Yes R137
Is the clock signal output while the voltage at SPIDS_1 is "L"? Yes
No
Check the resistors and patterns in the path.
E
Does the logic become "L" for a moment when the input stream is changed? Yes
No
Check the resistors and patterns in the path.
It is very difficult to diagnose which part is in failure.
F
VSX-LX70
5 6 7 8
35
|
|
|
> |
|
